DETERMINING IC LAYOUT RULES FOR COST MINIMIZATIONRUNG RD.1981; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1981; VOL. 16; NO 1; PP. 35-43; BIBL. 25 REF.Article

AN IMPROVED AUTOMATIC TEST SYSTEM FOR VLSI PARAMETRIC TESTINGFANG RCY; RUNG RD; CHAM KM et al.1982; IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT; ISSN 0018-9456; USA; DA. 1982; VOL. 31; NO 3; PP. 198-205; BIBL. 6 REF.Article

A RETROGRADE P-WELL FOR HIGHER DENSITY CMOS = PUITS DU TYPE P RETROGRADE POUR CIRCUITS MOS COMPLEMENTAIRE DE DENSITE D'INTEGRATION ACCRUERUNG RD; DELL'OCA CJ; WALKER LG et al.1981; IEEE TRANS. ELECTRON DEVICES; ISSN 0018-9383; USA; DA. 1981; VOL. 28; NO 10; PP. 1115-1119; BIBL. 11 REF.Article

HIGH SPEED IMPLEMENTATION AND EXPERIMENTAL EVALUATION OF MULTILAYER SPREADING RESISTANCE ANALYSISD'AVANZO DA; RUNG RD; GAT A et al.1978; J. ELECTROCHEM. SOC.; USA; DA. 1978; VOL. 125; NO 7; PP. 1170-1176; BIBL. 20 REF.Article